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To mitigate the impact of bandwidth contention, which in
some processes can yield to performance degradations up
to 40%, we devise a scheduling algorithm that tackles main
memory and L1 bandwidth contention. Experimental eval-
uation on a real system shows that the proposal achieves an
average speedup by 5% with respect to Linux.
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1. PROPOSED SCHEDULER
Algorithm 1 presents the pseudocode of the devised sched-
uler. It consists of process selection (lines 2-8) and process
allocation (lines 9-12), which deal with main memory and L1
bandwidth contention, respectively, by balancing the mem-
ory requests over the workload execution time and the L1
requests among the L1 caches. Previously, the scheduler
calculates the average main memory transaction rate of the
workload following a similar approach to [2].
In the process selection, the proper set of processes is se-
lected to be run during the following quantum. The process
not executed for longer is always selected to avoid process
starvation. Then, the remaining processes are selected us-
ing the fitness function, which quantifies the gap between the
TRMM required by a given process and the average band-
width remaining for each unallocated hardware thread [2].
In the process allocation, the selected processes are al-
located to the cores. Since the experimental platform imple-
ments dual-threaded cores, the L1 bandwidth can be easily
balanced by sorting the processes according to its TRL1 and
then, reiteratively, assigning the processes with highest and
lowest bandwidth utilization to the same core [1].
2. EXPERIMENTAL EVALUATION
The experimental evaluation is carried out in an Intel
Xeon E5645 processor, with six dual-thread SMT cores, a
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Algorithm 1 Bandwidth-Aware Scheduler
Require: Prior calculation of the AVG WK TRMM
1: while there are unfinished processes do
2: Gather TRMM and TRL1 of the processes
3: BWRemain = AVG WK TRMM , CPURemain = #CPUs
4: Select the process p at the process queue head and update
BWRemain and CPURemain
5: while # selected process < #CPUs do
6: Select the processes p that maximizes:
FITNESS(p) = 1∣∣∣∣ BWRemainCPURemain −TRpMM
∣∣∣∣
7: Update BWRemain and CPURemain
8: end while
9: Sort the selected processes in ascending TRL1
10: while there are unallocated processes do
11: Assign the processes Phead and Ptail with maximum and













Figure 1: Speedup relative to Linux.
private L1 cache per core and a shared LLC. The algorithm
has been implemented in a user-level scheduler. To evaluate
the performance of the proposal, a set of ten 24-benchmark
mixes was designed.
Figure 1 presents the speedup the devised scheduler
achieves compared to the Linux scheduler across all the
mixes using the average IPC with 95% confidence intervals.
Results show that the scheduler effectively addresses band-
width contention and improves the Linux performance by
5% on average.
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